what is meant by synchronous dynamic random access memory (sdram)?course hero

by Lesley Wunsch 6 min read

What is synchronous RAM?

Synchronous dynamic random access memory (SDRAM) is dynamic random access memory (DRAM) with an interface synchronous with the system bus carrying data between the CPU and the memory controller hub. SDRAM has a rapidly responding synchronous interface, which is in sync with the system bus. SDRAM waits for the clock signal before it responds to control inputs.

What is SDRAM in computer science?

SDRAM is improved DRAM with a synchronous interface waiting for a clock pulse before it responds to data input. SDRAM uses a feature called pipelining, which accepts new data before finishing processing previous data. A delay in data processing is called latency. DRAM technology has been used since the 1970’s.

How many nanoseconds does SDRAM use?

DDR uses both edges of the clock. SDRAM has a 64-bit module with long 168-pin dual inline memory modules (DIMMs). SDRAM access time is 6 to 12 nanoseconds (ns). SDRAM is the replacement for dynamic random access memory (DRAM) and EDO RAM.

Why is SDRAM slower than EDO?

In the beginning SDRAM was slower than burst EDO DRAM because of the extra logic features. But the benefits of SDRAM allowed more than one set of memory, which increased the bandwidth efficiency. With the introduction of DDR, SDRAM quickly began to fade out of use because DDR was cheaper and more cost effective.

Why did SDRAM fade out?

With the introduction of DDR, SDRAM quickly began to fade out of use because DDR was cheaper and more cost effective. The SDRAM used a 168-pin while the DDR module used a 184-pin. SDRAM modules used a voltage of 3.3V and DDR used 2.6V, producing less heat.

What is the difference between SDRAM and DDR?

There are three significant characteristics differentiating SDRAM and DDR: The main difference is the amount of data transmitted with each cycle, not the speed. SDRAM sends signals once per clock cycle. DDR transfers data twice per clock cycle. (Both SDRAM and DDR use the same frequencies.) SDRAM uses one edge of the clock.

How many times does a clock signal change?

This cycle is called rise and fall. A clock signal changes two times per transfer, but the data lines change no more than one time per transfer. This restriction can cause integrity (data corruption and errors during transmission) when high bandwidths are used. SDRAM transmits signals once per clock cycle. The newer DDR transmits twice per clock cycle.

What is double data rate SDRAM?

DDR SDRAM has the features of SDRAM, but with twice the data transmission frequency. That’s why it’s called “double data rate SDRAM.”

What does DRAM do?

All RAM types, including DRAM, are a volatile memory that stores bits of data in transistors. This memory is located closer to your processor, too, so your computer can easily and quickly access it for all the processes you do.

What does DRAM mean?

DRAM stands for “dynamic random access memory, ” and it’s a specific type of RAM (random access memory). All computers have RAM, and DRAM is one kind of RAM we see in modern desktops and laptops. DRAM was invented in 1968 by Robert Dennard and put to market by Intel® in the ‘70s.

What are the different types of RAM?

It may seem like we’ve given you a lot of information. Fortunately, we can sum everything up in a handful of easy-to-remember points: 1 DRAM is a form of RAM, and it has several types within its category. 2 DRAM is volatile, like all RAM, so it can’t hold data without power. 3 DRAM is fast and comes in different speeds and latency options. Look for a higher speed (MHz) number and a lower latency (CL) number for the best results. 4 Most DRAM is found in DDR4 products, like those featured in HP desktop PCs and laptops. Look for the most updated generation of DDR memory; it’s reliable and affordable.

Why is latency important?

Latency is important, too. A bigger number doesn't tell the whole story, however. Latency, or the time it takes for DRAM to work, also impacts the DRAM speed. This brief pause varies by product, and even a fraction of a second can add up over time when your computer processes thousands of read/write requests per second.

Why is RAM considered volatile?

RAM provides a way for the computer to use, rewrite, and temporarily save this data and code in real-time. Because the transistors need electricity to work, however, anything stored here disappears when you turn your PC off. That's why it's considered “volatile.”.

What is volatile RAM?

All RAM is volatile, which means any data that’s read or written is lost when the computer powers down. If you’re working on a project and don’t want to lose data from an unexpected power outage, then don’t rely solely on RAM. Instead, use long-term memory like an SSD or HDD.

image

Overview

Synchronous dynamic random-access memory (synchronous dynamic RAM or SDRAM) is any DRAM where the operation of its external pin interface is coordinated by an externally supplied clock signal.
DRAM integrated circuits (ICs) produced from the early 1970s to early 1990s used an asynchronous interface, in which input control signals have a direct ef…

History

The earliest DRAMs were often synchronized with the CPU clock (clocked) and were used with early microprocessors. In the mid-1970s, DRAMs moved to the asynchronous design, but in the 1990s returned to synchronous operation.
The first commercial SDRAM was the Samsung KM48SL2000 memory chip, which had a capacity of 16 Mbit. It was manufactured by Samsung Electronics

Timing

There are several limits on DRAM performance. Most noted is the read cycle time, the time between successive read operations to an open row. This time decreased from 10 ns for 100 MHz SDRAM (1 MHz = Hz) to 5 ns for DDR-400, but has remained relatively unchanged through DDR2-800 and DDR3-1600 generations. However, by operating the interface circuitry at increasingly higher multiples of the fundamental read rate, the achievable bandwidth has increased rapidly.

Control signals

All commands are timed relative to the rising edge of a clock signal. In addition to the clock, there are six control signals, mostly active low, which are sampled on the rising edge of the clock:
• CKE clock enable. When this signal is low, the chip behaves as if the clock has stopped. No commands are interpreted and command latency times do not elapse. The state of other control lines is not relevant. The effect of this signal is actually delayed by one clock cycle. That is, the c…

Construction and operation

For example, a '512 MB' SDRAM DIMM (which contains 512 MB), might be made of eight or nine SDRAM chips, each containing 512 Mbit of storage, and each one contributing 8 bits to the DIMM's 64- or 72-bit width. A typical 512 Mbit SDRAM chip internally contains four independent 16 MB memory banks. Each bank is an array of 8,192 rows of 16,384 bits each. (2048 8-bit columns). A ban…

Command interactions

The no operation command is always permitted, while the load mode register command requires that all banks be idle, and a delay afterward for the changes to take effect. The auto refresh command also requires that all banks be idle, and takes a refresh cycle time tRFC to return the chip to the idle state. (This time is usually equal to tRCD+tRP.) The only other command that is permitted on an idle bank is the active command. This takes, as mentioned above, tRCD before t…

Burst ordering

A modern microprocessor with a cache will generally access memory in units of cache lines. To transfer a 64-byte cache line requires eight consecutive accesses to a 64-bit DIMM, which can all be triggered by a single read or write command by configuring the SDRAM chips, using the mode register, to perform eight-word bursts. A cache line fetch is typically triggered by a read from a particular address, and SDRAM allows the "critical word" of the cache line to be transferred first. …

Mode register

Single data rate SDRAM has a single 10-bit programmable mode register. Later double-data-rate SDRAM standards add additional mode registers, addressed using the bank address pins. For SDR SDRAM, the bank address pins and address lines A10 and above are ignored, but should be zero during a mode register write.
The bits are M9 through M0, presented on address lines A9 through A0 during a load mode regis…